



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/642,644	08/19/2003	Hideki Murayama		3750
24956 7.	590 03/28/2005		EXAMINER	
MATTINGLY, STANGER, MALUR & BRUNDIDGE, P.C. 1800 DIAGONAL ROAD			THAI, TUAN V	
SUITE 370	AL ROAD		ART UNIT PAPER NUMBER	
ALEXANDRIA, VA 22314			2186	
			DATE MAILED: 03/28/2005	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application N	o. Ar	pplicant(s)	· · · · · · · · · · · · · · · · · · ·			
	10/642,644	м	MURAYAMA ET AL.				
Office Action Summary	Examiner	Ar	t Unit				
	Tuan V. Thai	21	86				
The MAILING DATE of this communication Period for Reply	appears on the co	ver sheet with the corre	espondence ad	dress			
A SHORTENED STATUTORY PERIOD FOR RI THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication.  If the period for reply specified above is less than thirty (30) days,  If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by set any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, h n. a reply within the statutory eriod will apply and will exp statute, cause the application	owever, may a reply be timely fi minimum of thirty (30) days will ire SIX (6) MONTHS from the n n to become ABANDONED (39	be considered timel nailing date of this co 5 U.S.C. § 133).				
Status		•					
1) Responsive to communication(s) filed on	30 November 2004						
2a) ☐ This action is FINAL. 2b) ☒	This action is non-	inal.					
3) Since this application is in condition for all	owance except for	formal matters, prosec	cution as to the	e merits is			
closed in accordance with the practice und	der <i>Ex parte Quayl</i> e	e, 1935 C.D. 11, 453 C	D.G. 213.				
Disposition of Claims .							
4)⊠ Claim(s) <u>21-46</u> is/are pending in the applic	cation.						
4a) Of the above claim(s) <u>1-20</u> is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>21-46</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction a	nd/or election requ	rement.					
Application Papers							
9) The specification is objected to by the Exa	miner.	·					
10)⊠ The drawing(s) filed on 19 August 2003 is/	are: a)⊠ accepted	or b) objected to b	y the Examine	er.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the	e Examiner. Note t	he attached Office Ac	tion or form P7	ΓO-152.			
Priority under 35 U.S.C. § 119		•					
12)⊠ Acknowledgment is made of a claim for for	eign priority under	35 U.S.C. § 119(a)-(d)	) or (f).				
a)⊠ All b)☐ Some * c)☐ None of:		- , , , ,	<b>,</b> ''				
1. Certified copies of the priority docur	1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No. 09/227,740.							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)	4)	Interview Summary (PT	O-413)				
2) D Notice of Draftsperson's Patent Drawing Review (PTO-948	3)	Paper No(s)/Mail Date.	·	2 (52)			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/Si Paper No(s)/Mail Date 8/19/03 & 11/30/04.	B/08) 5)   6)	Notice of Informal Paten Other:	it Application (PTC	J-152)			
U.S. Patent and Trademark Office							
PTOL-326 (Rev. 1-04) Offi	ce Action Summary	Part of	Paper No./Mail D	ate 03152005			



### Part III DETAILED ACTION

## Specification

- 1. This office action responsive to communication filed November 30, 2004. Claims 21-46 are presented for examination. Claims 1-20 have been canceled.
- 2. Applicant is reminded of the duty to fully disclose information under 37 CFR 1.56.

# Claim Rejections - 35 USC § 112

3. Claim 23 is rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claim 23, the recitation of "said main memory" (line 2) lacks proper antecedent basis. In addition, the recitation of "has a region for a second page structure of said second and" (lines 5-6) appears to be redundant and incomplete. Corrections are required.

### Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 21-29 and 31-46 are rejected under 35 U.S.C.  $\boldsymbol{s}$  102(e) as being anticipated by Ninomiya (USPN: 5,764,968).

As per claim 21; Ninomiya teaches the invention as claimed including a computer system supporting a virtual memory system comprising processor 11 for generating an address of a virtual address system (e.g. see figure 1); a first main memory storing information which processor 11 accesses is taught as memory 13 comprises system memory 131 mounted in advance on the system board, and an expanded memory 132 mounted by the user as needed (e.g. see figure 1, column 4, lines 22 et seq.); a non-volatile storage is taught as EEPROM 34 storing configuration information

regarding a second main memory to be hot plugged (e.g. see figure 2, column 7, lines 22 et seq.); the further limitation of a case for housing the processor, main memory and the non-volatile memory is known to be embedded in the system of Ninomiya as a standard features for covering and protecting computer elements which must be existed in any computer system including the computer system of Ninomiya; by this rationale, claim 1 is rejected;

As per claim 22, the further limitation of wherein the processor has an address translating unit translating virtual addresses and physical addresses and outputs physical addresses representing a region of the first main memory (memory 13) is taught by Ninomiya to the extent that it is being claimed since when data being exchanged among memory 131 and modules on the docking station 30 (fig. 2); translation of addresses must occur for data matching; in addition, Ninomiya further discloses system memory 131 having different modules/banks (col. 4, lines 33 et seq.) being equivalent to the memory regions and wherein the processor (CPU 11) accesses memory modules by using address map in a register (control register 122) mapped in a configuration address space to output physical address for access system memory 131 of memory 13 (e.g. see column 4, lines 61 et seq.);

As per claim 23, Ninomiya discloses the control register 122 stores a part of a first/second page structure (configuration

address space) for the DRAM modules of the system memory 131 wherein the CPU 11 access the control register 122 for addressing system memory 131 or expanded memory 132 of memory 13 (e.g. see figure 1, column 4, lines 33-67);

As per claim 24, Ninomiya clearly discloses the nonvolatile memory 34 is an EEPROM (e.g. see figure 2; column 7, lines 23 et seq.);

As per claim 25, Ninomiya discloses the connecting switch as being equivalent to the host-PCI bridge for connecting processor 11, system memory 131 and non-volatile storage (EEPROM 34) (e.g. see figure 1);

As per claim 26; Ninomiya teaches the invention as claimed including a computer system supporting a virtual memory system comprising processor 11 for generating an address of a virtual address system (e.g. see figure 1); a first main memory which processor 11 accesses is taught as memory 13 comprises system memory 131 mounted in advance on the system board, and an expanded memory 132 mounted by the user as needed (e.g. see figure 1, column 4, lines 22 et seq.); a non-volatile storage is taught as EEPROM 34 storing configuration information regarding a second main memory to be hot plugged (e.g. see figure 2, column 7, lines 22 et seq.); the further limitation of a housing including the processor, main memory and the non-volatile memory is known to be embedded in the system of Ninomiya as a standard

features for covering and protecting computer elements which must be existed in any computer system including the computer system of Ninomiya; by this rationale, claim 26 is rejected;

As per claim 27, Ninomiya clearly teaches that EEPROM 34 stores information necessary for hot insertion such as the attributes (address, DMA channels ... and the like (which including the memory SIZE as being claimed; e.g. see column 7, lines 24-25);

As per claims 28 and 29, Ninomiya clearly discloses the first main memory as system memory 131 having a hardware configuration table/translation table 1312b for storing configuration/translation information (e.g. see figure 1) wherein, the configuration/translation table further storing information associated with the hardware configuration of the system including the expanded memory (or second main memory) (e.g. see column 4, lines 29-31), the further limitation of wherein the processor has a unit translating logical-physical address and accesses the address translation for generating physical addresses is taught by Ninomiya to the extent that it is being claimed since when data being exchanged among memory 131 having different modules/banks (col. 4, lines 33 et seq.) and modules on the docking station 30 (fig. 2); translation of addresses must occur for data matching; by this rationale, the claims are rejected.

As per claim 31, Ninomiya discloses the connecting switch as being equivalent to the host-PCI bridge for connecting processor 11, system memory 131 and non-volatile storage (EEPROM 34) (e.g. see figure 1);

As per claim 32; Ninomiya teaches the invention as claimed including a computer system comprising a first main memory is taught as memory 13 comprises system memory 131 mounted in advance on the system board, and an expanded memory 132 mounted by the user as needed (e.g. see figure 1, column 4, lines 22 et seq.); processor 11 for processing information stored in memory 13 (e.g. see figure 1); a non-volatile storage is taught as EEPROM 34 storing configuration information regarding a second main memory to be hot plugged (e.g. see figure 2, column 7, lines 22 et seq.); the further limitation of a housing including the processor, main memory and the non-volatile memory is known to be embedded in the system of Ninomiya as a standard features for covering and protecting computer elements which must be existed in any computer system including the computer system of Ninomiya; by this rationale, claim 32 is rejected;

As per claims 33 and 34, Ninomiya discloses the non-volatile storage stores memory size information of the first or second main memory as being equivalent EEPROM 34 stores information necessary for hot insertion such as the attributes (address, DMA channels ... and the like (which including the memory SIZES

including the first and second main memory as being claimed; e.g. see column 7, lines 24-25);

As per claim 35, Ninomiya clearly discloses the first main memory as system memory 131 having logical-physical address translation pair as a hardware configuration table/translation table 1312b and 1312a for storing configuration or translation information (e.g. see figure 1) wherein the configuration/translation table pairs 1312a and 1312b further storing information associated with the hardware configuration of the system including the expanded memory (or second main memory) (e.g. see column 4, lines 29-31);

As per claim 36, the further limitation of wherein the processor has a unit translating logical-physical address which uses the logical-physical address translation pair (hardware configuration table/translation table 1312b and 1312a) is taught by Ninomiya to the extent that it is being claimed since when CPU 11 requests data from storage memory 13 which utilized table 1312a and 1312b and data from docking station 30, data must be exchanged among memory 131 having different modules/banks (col. 4, lines 33 et seq.) and modules on the docking station 30 (fig. 2); translation of addresses must occur for data matching; by this rationale, the claims are rejected.

As per claims 37 and 38, Ninomiya discloses the untranslatable/translatable region of the first main memory

(system memory 131) as being corresponded to the used/unused RAS lines for unused/used banks (e.g. see column 9, lines 29 bridging column 10, line 30);

As per claim 39, Ninomiya clearly discloses the nonvolatile memory 34 is an EEPROM (e.g. see figure 2; column 7, lines 23 et seq.);

As per claim 40, Ninomiya discloses the connecting switch as being equivalent to the host-PCI bridge for connecting processor 11, system memory 131 and non-volatile storage (EEPROM 34) (e.g. see figure 1);

As per claim 41; Ninomiya teaches the invention as claimed including a computer system for allowing a main memory to be hot-added while the computer is powered on comprising a first main memory is taught as memory 13 comprises system memory 131 mounted in advance on the system board, and an expanded memory 132 mounted by the user as needed (e.g. see figure 1, column 4, lines 22 et seq.); processor 11 for accessing system memory 131 thru a host-PCI bridge 12 (e.g. see figure 1); a non-volatile storage is taught as EEPROM 34 storing configuration information regarding a main memory to be hot plugged (e.g. see figure 2, column 7, lines 22 et seq.); the further limitation of a body housing the processor, the first main memory and the non-volatile memory is known to be embedded in the system of Ninomiya as a standard features for covering and protecting computer elements which must

be existed in any computer system including the computer system of Ninomiya; by this rationale, claim 41 is rejected;

As per claim 42, Ninomiya clearly discloses the nonvolatile memory 34 is an EEPROM (e.g. see figure 2; column 7, lines 23 et seq.);

As per claim 43, Ninomiya discloses the connecting switch as being equivalent to the host-PCI bridge for connecting processor 11, system memory 131 and non-volatile storage (EEPROM 34) (e.g. see figure 1);

As per claim 44, Ninomiya clearly discloses the first main memory as system memory 131 having logical-physical address translation pair as a hardware configuration table/translation table 1312b and 1312a for storing configuration or translation information (e.g. see figure 1) wherein the configuration/translation table pairs 1312a and 1312b further storing information associated with the hardware configuration of the system including the expanded memory (or second main memory) (e.g. see column 4, lines 29-31);

As per claim 45 and 46, Ninomiya discloses the untranslatable/translatable region of the first main memory (system memory 131) as being corresponded to the unused/used RAS lines for unused/used banks (e.g. see column 9, lines 29 bridging column 10, line 30); wherein it's inherently known that the unused banks are being utilized to store processing data

including the translating address table as being claimed since only the unused RAS line are being supplied and enabled by the memory clock (e.g. see column 9, lines 60 et seq.);

#### Allowable subject matter

- 6. Claim 30 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and intervening claims. The prior arts of record do not teach nor disclose the first main memory (system memory 131) for storing address translation in a top priority region of interrupt handling and assigns the first region in the top priority region.
- 7. With respect to the remark, Examiner would like to emphasize that Ninomiya clearly teaches the computer system for supporting the virtual memory system having a processor 11, memory 13 comprises system memory 131 mounted in advance on the system board and expanded memory 132 mounted by the user as needed. Ninomiya discloses EEPROM 34, as being equivalent to the non-volatile memory for storing configuration information regarding second memory to be hot plugged, for storing information necessary for hot insertion (e.g. see column 7, lines 22 et seq.). Ninomiya further states that the attributes information includes addresses, DMA channels, and the LIKE ... which is known

to include the size attribute that being contended by Applicant's counsel. Noting that BIOS is part of the attributes and wherein Ninomiya discloses when the power is turned on, the OS inquires of the BIOS about the hardware configuration of the system thereby recognizing the hardware connected to the system including the memory size, see also column 10, lines 23 et seq.).

#### Conclusion

- 8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan V. Thai whose telephone number is (571)-272-41287. The examiner can normally be reached from 6:30 A.M. to 4:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew M. Kim can be reached on (571)-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status

Application/Control Number: 10/642,644 -Page 13-

Art Unit: 2186

information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

**TVT/March** 17, 2005

Tuan V. That

PRIMARY EXAMINER

**Group 2100**